



PATENT ABSTRACTS OF JAPAN

(11) Publication number: **09233489 A**(43) Date of publication of application: **05.09.97**


(51) Int. Cl.

H04N 9/64
H04N 5/208
(21) Application number: **08036397**(22) Date of filing: **23.02.96**(71) Applicant: **SHARP CORP NIPPON HOSO
KYOKAI <NHK>**
(72) Inventor:
KURIHARA RYOICHI
IZUMI YOSHINORI
NINOMIYA YUICHI
YAMAGUCHI KOICHI
GOSHI SEIICHI
NAEMURA MASAhide
FUKUDA ATSUSHI
(54) **NOISE REDUCTION CIRCUIT**

(57) Abstract:

PROBLEM TO BE SOLVED: To provide a noise reduction circuit for chrominance signal for a television receiver, etc., with which the digital signal processing of image is enabled for providing a remarkable noise reduction effect without any blurr of image.

SOLUTION: A chrominance signal inputted from an input terminal 1 is inputted to a subtraction circuit 2, contour detection circuit 4 and adder circuit 6. At the subtraction circuit 2, the difference between a signal delayed by a one-picture element delay circuit 3 and the input signal is found and inputted to a non-linear processing circuit 5. The signal from the one-picture element delay circuit is a noise removed signal and this differential signal is a signal composed of a noise component and the contour component of image. The contour signal of the contour detection circuit 4 is inputted to the non-linear processing circuit 5 as well, only the signal of the noise component is outputted from this differential signal by controlling the prescribed input/output signal characteristics of the non-linear processing circuit 5 corresponding to this contour signal. And this output and the input signal are added by the adder circuit 6 so that the noise can be removed.



COPYRIGHT: (C)1997,JPO